 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CRYSTAL CLOCK OSCILLATORS LVDS Data Sheet 0547A Rev. B SR-A2D30 Series PATENT PENDING Description The SR-A2D30 Series of quartz crystal oscillators provides a LVDS compatible signal. This device uses multiple ground pins for improved signal integrity. Features * Wide frequency range - 250.0MHz to 750.0MHz * Patent Pending, harmonic multiplication for extremely low jitter * High frequency output eliminates the need for PLL multiplication * Stabilities over temperatures as low as 20ppm eliminates SAW oscillator temperature problems * 3.3V and 2.5V version available Electrical Connection Pin 1 2 3 4 5 6 7 8 Connection VCC Ground NC or Ground Q Output /Q Output Ground Ground Enable * High Reliability - NEL HALT/HASS qualified for crystal oscillator start-up conditions * User specified tolerance available * Cover connected to ground * Will withstand SMD reflow temperatures of 183C for 4 minutes maximum * High shock resistance, to 1000g 357 Beloit Street, P.O. Box 457, Burlington, WI 53105-0457 U.S.A. Phone 262/763-3591 FAX 262/763-2881 Email: nelsales@nelfc.com www.nelfc.com CRYSTAL CLOCK OSCILLATORS SR-A2D30 Series LVDS Continued Data Sheet 0547A Rev. B Operating Conditions and Output Characteristics Electrical Characteristics Parameter Frequency Duty Cycle(1) Logic 0 (1) Logic 1(1) Differential Voltage Swing(1) Rise & Fall Time (1) RMS Random Jitter(5) Enable Voltage(2) Disable Voltage Frequency Stability(3) Phase Noise(4) Symbol --------VOL VOH Conditions ----@ 50% points --------Min 250.0MHz 45/55% 0.925V ----500mV ------------2.0V -100ppm ------------------------Typical ----------------700mV --------------------------------------------Max 750.0MHz 55/45% ----1.474V ----300 psec 1 psec 0.8V ----+100ppm -80 dBc/Hz -115 dBc/Hz -130 dBc/Hz -130 dBc/Hz -135 dBc/Hz -135 dBc/Hz VDIFF-OUT ----tr,tf 20-80%VO -----------with VEE=0V ----with VEE=0V dF/F Overall conditions including: voltage, calibration, temp., 10 yr aging, shock, vibration ----@100Hz ----@1kHz ----@10kHz ----@100kHz ----@1MHz ----@10MHz General Characteristics Parameter Symbol Conditions Min Supply Voltage VCC 3.3V5% 3.135V ----0.0 mA Supply Current ICC Low level Output Current 0.0 mA Output current IO Operating temperature TA -----0C Storage temperature TS -----55C Input: Logic High (ECL) - Disables VEE or Open - Enables Soldering, 10 sec. ----Lead temperature TL Load 50 Ohm to VCC-2V or Thevenin Equivalent, Bias Required --------Start-up time tS Typical 3.3V --------------------2 ms Max 3.465V 120 mA 50.0 mA 70C 125C 300C 10 ms Environmental and Mechanical Characteristics Mechanical Shock Thermal Shock Vibration Soldering Condition Per MIL-STD-202, Method 213, Condition E Per MIL-STD-833, Method 1011, Condition A 0.060" double amplitude 10 Hz to 55 Hz, 35g's 55Hz to 2000 Hz 300C for 10 seconds Footnotes: 1) With load of 100 ohms across differential outputs. 2) Open to Enable pin also enables the output. 3) Standard frequency stability (others available) 4) Phase Noise characterization available. Phase Noise is frequency dependant, phase noise specification references a 1.0GHz part. 5) RMS jitter bandwidth of 12kHz to 20MHz Creating a Part Number SR - A2D3X - FREQ Package Code SR 8 pad 9x14mm SMD Input Voltage Code Specification A 3.3V B 2.5V Tolerance/Performance 0 100ppm 0-70C 1 50ppm 0-70C 7 25ppm 0-70C 9 Customer Specific A 20ppm 0-70C B 50ppm -40 to +85C C 100ppm -40 to +85C 357 Beloit Street, P.O. Box 457, Burlington, WI 53105-0457 U.S.A. Phone 262/763-3591 FAX 262/763-2881 Email: nelsales@nelfc.com www.nelfc.com |
Price & Availability of SR-A2D30
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |